## Claims

15

30

Multiplier device comprising first to n<sup>th</sup> multipliers M<sub>1</sub> to M<sub>n</sub> for multiplying a carrier modulated information signal with first to n<sup>th</sup>
mutually phase shifted and identical, substantially square wave mixing signals MS<sub>1</sub> to MS<sub>n</sub> with 50% duty cycle, characterized by n being greater than 2, outputs of said multipliers M<sub>1</sub> to M<sub>n</sub> being respectively coupled through weighting circuits W<sub>1</sub> to W<sub>n</sub> with respective fixed weighting factors WF<sub>1</sub> to WF<sub>n</sub> to an adder circuit, said mixing signals MS<sub>1</sub> to MS<sub>n</sub>
having respective phase angles φ<sub>i</sub> corresponding to φ<sub>i</sub> = i \* Δφ, said weighting factors WF<sub>i</sub> corresponding to the sine value of said respective phase angles φ<sub>i</sub> = i \* Δφ with Δφ being the mutual phase difference between each two phase consecutive mixing signals corresponding to π/(n + 1) and i varying from 1 to n.

7

2. Multiplier device according to claim 1, characterized by n corresponding to (N+1)/2 for an elimination of all harmonics up to the N<sup>th</sup> order from the output of said adder circuit.

- 3. Multiplier device according to claim 1 or 2, characterized by said mixing signals MS<sub>1</sub> to MS<sub>n</sub> being derived from a local oscillator signal with frequency fo through an arrangement of fixed phase shift means and/or frequency divider means.
- Multiplier device according to claim 3, characterized by a local oscillator circuit supplying an oscillator signal with frequency fo to a serial arrangement of first to  $n^{th}$  phase shifting means, each providing a fixed phase shift of  $\Delta \phi$  and supplying respectively mixing signals  $MS_1$  to  $MS_n$  to said first to  $n^{th}$  multipliers  $M_1$  to  $M_n$ .
  - 5. Multiplier device according to claim 4, characterized by said local oscillator circuit generating a clock control signal with clock frequency n \*

WO 2005/055414 PCT/EP2004/013742 8

5

fo being supplied through a frequency divider with dividing factor n to said serial arrangement of first to n<sup>th</sup> phase shifting means, each of said first to n<sup>th</sup> phase shifting means comprising a D-flip-flop being clock controlled by said clock control signal and providing said fixed phase shift of  $\Delta \phi$ .